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(57) ABSTRACT
Disclosed are systems implementing an implicit Feed-For-
ward Compensated (FFC) op-amp, where the main FFC port
is realized by the P-side of the CMOSinputstructure of the
2ndand 3rd stages of the op-amp, while the main signal path
is through the N-side. According to some embodiments, to
balance the relative strengths of the main path and feed-
forward paths, the 2nd-stage NMOSinput pair is split into
twopairs, one is used to route the main path while the other
is used for auxiliary FFC. The disclosed implicit FCC
op-amp is unconditionally stable with adequate phase lead.
According to some embodiments, the disclosed op-amp,
which may be a wide-band op-amp, can be used in highly
linear applications operative at intermediate frequency (IF),
such as signal buffers for high-performance data converters
or radio-frequency (RF) modulators and demodulators, con-
tinuous-time (CT) filters or sigma-delta data converters.
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IMPLICIT FEED-FORWARD COMPENSATED
OP-AMP WITH SPLIT PAIRS
This application includes material that is subject to copy-
right protection. The copyright owner has no objection to the
facsimile reproduction by anyoneofthe patent disclosure, as
it appears in the Patent and Trademark Officefiles or records,
but otherwise reserves all copyright rights whatsoever.
FIELD
The present disclosure is generally related to multiple-
stage operational amplifiers, and more particularly, for an
implicit feed-forward compensation technique for opera-
tional amplifiers with split pairs to achieve high gain and
desired phase margin simultaneously while drawing small
current.
RELATED ART
Manydifferent kinds of circuits utilize operational ampli-
fiers to achieve desired functionality. For example, applica-
tion circuits utilize operational amplifiers arranged in feed-
back configurations (e.g., negative or positive) to realize a
predetermined gain or other mathematical functions over a
selected frequency range. To prevent instability when used
in such feedback configurations, operational amplifiers typi-
cally include some frequency compensation scheme,
whereby the phase shift of the feedback signal is tailored to
prevent constructive interference with the input that, other-
wise, would induce unwanted oscillations.
Conventional compensation techniques may not provide
enough loop gain at low frequencies for some applications,
especially if implemented in reduced-scale semiconductor
technologies, such as nanometer gate-length CMOS pro-
cesses. Moreover, extending such architecture to more than
two stages, to increase the loop gain, typically results in a
high degree of phase lag (e.g., 270° or more at the output),
which presents stability concerns.
SUMMARY
The present disclosure remedies the failings in the art by
providing for a multi-stage feed-forward operational ampli-
fier that is more efficient from size and power perspectives,
and also achieves high loop gain and stability performance.
The present disclosure provides an implicit feed-forward
compensation technique for operational amplifiers with split
pairs to achieve high gain and desired phase margin simul-
taneously while drawing small current. The present disclo-
sure provides systems implementing an implicit Feed-For-
ward Compensated (FFC) op-amp, where the main FFC port
is realized by the P-side of the CMOSinputstructure of the
second andthird stages of the op-amp, while the main signal
path is through the N-side. According to some embodiments,
to balance the relative strengths of the main path and
feed-forward paths, the 2”“-stage NMOSinput pair is split
into two pairs, one is used to route the main path while the
other is used for auxiliary FFC. The disclosed implicit FCC
op-amp is unconditionally stable with adequate phase lead.
According to some embodiments, the disclosed op-amp,
which may be a wide-band op-amp, can be used in highly
linear applications operative at intermediate frequency (IF),
such as signal buffers for high-performance data converters
or radio-frequency (RF) modulators and demodulators, con-
tinuous-time (CT) filters or sigma-delta data converters.
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2
The principles of the present disclosure can be embodied
in varying techniques, as discussed in more detail below.
Thus, it should be understood that the various embodiments
of the present disclosure may include some, all, or none of
the enumerated technical advantages. In addition, other
technical advantages of the present disclosure may be read-
ily apparent to one skill in the art from the figures, descrip-
tion and claims included herein.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, features, and advantages
of the disclosure will be apparent from the following
description of embodiments as illustrated in the accompa-
nying drawings, in which reference characters refer to the
sameparts throughout the various views. The drawings are
not necessarily to scale, emphasis instead being placed upon
illustrating principles of the disclosure:
FIG. 1 is a high level block diagram of an exemplary
multiple-stage operational amplifier according to some
embodiments of the present disclosure;
FIGS. 2A, 2B, 2C, 2D and 2Eillustrate circuit schematics
depicting transistor configurations of stages of a multi-stage
amplifier according to some embodiments of the present
disclosure;
FIG. 3 illustrates a schematic of a 3-stage feed-forward
compensated op-amp according to some embodimentsofthe
present disclosure;
FIG.4 illustrates an implicit FCC op-amp with split pairs
according to some embodiments of the present disclosure;
and
FIG. 5 depicts simulation results of a Bode plot of the
implicit FCC three-stage op-amp illustrated in FIGS. 3-4,
according to some embodiments of the present disclosure.
DESCRIPTION OF EMBODIMENTS
The present disclosure will now be described more fully
hereinafter with reference to the accompanying drawings,
which form a part hereof, and which show, by way of
illustration, specific example embodiments. Subject matter
may, however, be embodied in a variety of different forms
and, therefore, covered or claimed subject matter is intended
to be construed as not being limited to any example embodi-
ments set forth herein; example embodiments are provided
merely to be illustrative. Likewise, a reasonably broad scope
for claimed or covered subject matter is intended. Among
other things, for example, subject matter may be embodied
as devices, components, methods or systems. The following
detailed description is, therefore, not intended to be taken in
a limiting sense.
Throughoutthe specification and claims, terms may have
nuanced meanings suggested or implied in context beyond
an explicitly stated meaning. Likewise, the phrase “in one
embodiment”as used herein does not necessarilyrefer to the
same embodiment and the phrase “in another embodiment”
as used herein does not necessarily refer to a different
embodiment. It is intended, for example, that claimed sub-
ject matter include combinations of example embodiments
in whole or in part.
In general, terminology may be understoodat least in part
from usage in context. For example, terms, such as “and”,
“or”, or “and/or,” as used herein may include a variety of
meanings that may dependat least in part upon the context
in which such terms are used. Typically, “or” if used to
associate a list, such as A, B or C,is intended to mean A, B,
and C, here used in the inclusive sense, as well as A, B or
US 9,577,593 B2
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C, here used in the exclusive sense. In addition, the term
“one or more”as used herein, depending at least in part upon
context, may be used to describe any feature, structure, or
characteristic in a singular sense or may be usedto describe
combinations of features, structures or characteristics in a
plural sense. Similarly, terms, such as “a,” “an,” or “the,”
again, may be understood to convey a singular usage or to
convey a plural usage, depending at least in part upon
context. In addition, the term “based on” may be understood
as not necessarily intended to convey an exclusive set of
factors and may, instead, allow for existence of additional
factors not necessarily expressly described, again, depend-
ing at least in part on context.
Thepresent disclosure is described below with reference
to block diagrams and operationalillustrations. It is under-
stood that each block of the block diagrams or operational
illustrations, and combinations of blocks in the block dia-
grams or operationalillustrations, can be implemented by
meansof analog or digital hardware and computer program
instructions. These computer program instructions can be
provided to a processor of a general purpose computer,
special purpose computer, ASIC, or other programmable
data processing apparatus, such that the instructions, which
execute via the processor of the computer or other program-
mable data processing apparatus, implement the functions/
acts specified in the block diagrams or operational block or
blocks. In some alternate implementations, the functions/
acts noted in the blocks can occur out of the order noted in
the operationalillustrations. For example, two blocks shown
in succession can in fact be executed substantially concur-
rently or the blocks can sometimes be executed in the
reverse order, depending upon the functionality/acts
involved. These computer program instructions can be pro-
vided to a processor of a general purpose computer, special
purpose computer, ASIC, or other programmable data pro-
cessing apparatus, such that the instructions, which execute
via the processor of the computer or other programmable
data processing apparatus, implement the functions/acts
specified in the block diagrams or operational block or
blocks.
The principles described herein may be embodied in
manydifferent forms. By way ofbackground, an operational
amplifier (also referred to as “op-amp’’) is an electronic
circuit that amplifies an input signal differentially supplied
between a non-inverting and an inverting input terminal to
produce an amplified output signal at an output terminal.
The op-ampcircuit configuration uses a high-gain amplifier
whose parameters are determined by external feedback
components. The amplifier gain is so high that absence of
external feedback, components lead to saturation of ampli-
fier output even in case of slightest input signal. Op-amps
oscillate without some form of compensation in their native
state, and are very hardto stabilize. Internally compensated
op-amps make it easy to use. Unfortunately, internally
compensated op-amps forgo a lot of bandwidth andstill
oscillate under some conditions, so an understanding of
compensation is required to apply op-amps. Internal com-
pensation presents a worst-case trade-off between stability
and performance. On the other hand, uncompensated op-
amps need moreattention, but they can do more work. The
compensation process provides a less than perfect op-amp or
circuit. There are manydifferent problemsthat can introduce
instability, thus there are many different compensation
schemes.
Furthermore, op-ampsare the most widely used electronic
devices today and find applications in a vast array of
consumer, industrial, and scientific devices. It is also useful
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in wireless infrastructures using switchable intermediate
frequency (IF) activefilter. Switchable IF active filter banks
for flexible data-rate control are critical for filtering in the
current market because monolithic realization has been
challenging due to the necessity for ultra-wideband, high
power op-amps to maintain the frequency response accu-
racy.
For example, multi-path feed-forward op-amp architec-
ture is currently used to provide high loop gain. Such
architecture has a plurality of distinct amplification paths in
parallel, typically ranging from low order amplification
paths to higher order amplification paths. For example, one
such architecture may includefirst, second, and third ampli-
fication paths arrangedin parallel, the first-order path having
a single amplifier, the second-order path having two ampli-
fiers connected in series, and the third-order path having
three amplifiers connected in series. Each amplification path
typically contributes a different frequency response to the
output, and some paths are designed to bypass or feed-
forward past other paths at selected frequencies. (Feeding
forward introduces extra zeros, thereby compensates the
non-dominant poles and enables higher gain at higher fre-
quencies without as much concern overstability.) One
advantage of multipath feed-forward operational amplifiers
is that they typically provide a higher loop gain in a selected
frequency band without a corresponding high unity-gain
frequency requirementthat typically exists for a single-path
architecture achieving the same gain in the selected fre-
quency band. This characteristic often manifests as a steeper
loop gain below the unity-gain frequency for multipath
feed-forward architectures in comparison to two- or multi-
stage single-path architectures. Indeed, for conventional
explicit FFC op-amps, the separated Gm-C FFC needs a
high transconductance, and hence consumes huge power.
Inadequate transconductance leads to potentially unstable
op-amps.
However, conventional multipath feed-forward opera-
tional amplifiers are inefficient from both chip-area and
power-consumption perspectives. The large number of
amplifiers required for many different independent amplifi-
cation paths requires both a large chip area to implement and
a large amount power to operate. Another problem with
conventional multipath feed-forward architectures is that
steeper loop gains below unity-gain frequency and corre-
sponding phase shifts, which are typically associated with
these architectures, may provide unintended or unavoidable
frequency compensation effects due to the parallel nature of
the feed-forward amplification paths, which may again lead
back to stability concerns, especially in view of the
increased gains achieved by these amplifiers.
Thus, as discussed herein, the present disclosure provides
systems implementing an implicit Feed-Forward Compen-
sated (FFC) op-amp, where the main FFC port is realized by
the P-side of the CMOSinput structure of the second and
third stages of the op-amp, while the main signal path is
through the N-side. According to some embodiments, to
balance the relative strengths of the main path and feed-
forward paths, the 2”¢-stage NMOSinputpair is split into
two pairs, where one pair is used to route the main path
while the other pair is used for the auxiliary FFC. The
disclosed implicit FCC op-amp is unconditionally stable
with adequate phase lead. Indeed,in a practical signal buffer
for data converters or RF modulators/demodulators, mono-
lithic IF active filter), sigma-delta modulator and other
applications that need a high-gain wideband op-amp, a
subset of all the above mentioned techniques can be
employed to ensure a good overall performance.
US 9,577,593 B2
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The present disclosure, as discussed in more detail below,
provides that the disclosed feed-forward compensation tech-
nique for op-amp with split pairs is an efficient technique for
achieving high gain and adequate phase margin simultane-
ously while drawing small current. The present disclosure is
applicable for realization of monolithic IF active filter for
wireless transceivers, such as base stations, handsets, mobile
terminals and point-to-point radio links. Thus, the active
filters implemented by the FFC three-stage op-amp dis-
cussed herein can replace conventional SAW filter bank
modules, as the disclosed applications lead towards
decreased consumption and reduced manufacture costs
respective the Active filters and other CT analog circuits
such as the CT sigma-delta modulators.
Certain embodiments will now be described in greater
detail with reference to the figures. FIG. 1 is a high-level
block diagram illustrating components of an exemplary
multiple-stage operational amplifier (op-amp) 100. Op-amp
100 includes three stages (or orders): 101, 102 and 103,
where each stage includes an amplifier 101a, 102a@ and 103a,
respectively. It should be understood that according to some
embodiments, the number of stages may vary, as the number
of stages may increase or decrease, for example, depending
on requirements for gain achievement and/or phase margin,
in addition to the amount of current being drawn by the
op-amp 100. Embodiments exist where the each respective
stage 101-103 can include a plurality of amplifiers con-
nected to form a plurality of different amplification stages
from an input terminal IN to an output terminal OUT ofthe
op-amp 100.
FIG. 1 depicts an embodimentof architecture for forming
a multi-stage 101-103 feed-forward operational amplifier
100 having improved power consumption properties. Each
amplification stage can be partially distinct, partially over-
lapping and/or partially in parallel with each other. In
general, amplifiers 101¢, 102@ and 103a include parallel
NMOSand PMOSinputtransistors in order for the input
(e.g., Va) to swing from rail to rail (1.e., 0; to Vpn). As
discussed in more detail below, the FCC part of op-amp 100
is realized through the P-side of the CMOSinput structure
of the 2”7 and 3” stages of the op-amp 100 (i.e., stages 102
and 103, respectively), while the main signal path is through
the N-side. Indeed, to balance the relative strengths of the
main path and the feed forward path, the 2”” stage, stage 102,
NMOSinputpair is split into two pairs. Here, one pair of the
2” stage is used to route the main path while the other pair
is used for auxiliary FFC. This results in adequate phase lead
leaving the op-amp unconditionally stable, as discussed in
more detail below.
According to some embodiments, the various amplifiers
of the amplification stages in FIG. 1 are depicted as being
transconductance amplifiers, i.e., voltage-to-current ampli-
fiers. However, any of the amplifiers in amplification paths
of embodiments of the multi-stage feed-forward operational
amplifiers discussed herein can instead be voltage-to-volt-
age amplifiers, current-to-current amplifiers, or current-to-
voltage amplifiers. Also, the amplifiers and connecting sig-
nal paths depicted in FIG. 1 can be represented as single-
ended, differential, or partially-single-ended and partially-
differential amplifiers and signal paths.
FIGS. 2A-2E depict exemplary embodiments of amplifi-
cation transistor configurations that can be used to imple-
mentthe amplifiers of the plurality of amplification stages of
the operational amplifiers 100 discussed above. Note that,
although FIGS. 2A-2E primarily depict only the amplifica-
tion transistor configurations of the amplifiers of the plural-
ity of amplification paths, these amplification transistor
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configurations can typically be used in conjunction with
further circuitry of the respective amplifier in which they are
included, such as, but not limited to, Continuous-Time
Common-Mode Feedback Circuitry (CMFB), common-
mode circuitry configured to control DC voltage levels at
various amplifier circuit nodes, load transistor configura-
tions connected to the output terminals OUT+, OUT-,
current source transistor configurations connected to the
output terminals OUT+, OUT-, and other circuit elements.
FIG. 2A depicts a differential pair ofNMOSamplification
transistors N1, N2, having gates connected to positive and
negative input terminals IN+, IN-, drains connected to
positive and negative output terminals OUT+, OUT-, and
sources connected to a current source J1, which can be
implemented using a current-source transistor configuration
(not shown). FIG. 2B depicts a pseudo differential pair of
NMOSamplification transistors N3, N4, having gates con-
nected to positive and negative input terminals IN+, IN-,
drains connected to positive and negative output terminals
OUT+, OUT-, and sources connected to a reference voltage,
e.g., ground.
FIGS. 2C-2D depict versions of differential pairs similar
to those depicted in FIGS. 2A-2B, in which NMOS com-
mon-gate amplification transistors N7, N8, N11, N12 can be
connected between the output terminals OUT+, OUT- and
the drains of NMOSdifferential pair amplification transis-
tors N5, N6 (connected to a current source 12) or NMOS
pseudo differential pair amplification transistors N9, N10.
The common-gate amplification transistors N7, N8, N11,
N12 can have gates connected to voltage references VREF1,
VREF2. Although FIGS. 2A-2D depict amplification tran-
sistor configurations having NMOS amplification transis-
tors, corresponding PMOSversions of the amplification
transistor configurations can be formed by substituting
PMOStransistors for the depicted NMOStransistors, and
providing complimentary interconnections appropriate for
translating between NMOS and PMOSconfigurations.
FIG. 2E depicts an embodiment of complementary
pseudo pairs of NMOS and PMOSamplification transistors
N13, N14, P1, P2, having gates connected to positive and
negative input terminals IN+, IN-, drains connected to
positive and negative output terminals OUT+, OUT-, and
sources connected to fixed voltage sources, e.g., ground or
a power supply. According to some embodiments, the gates
of the NMOS and PMOSamplification transistors directly
connected together can be separated by voltage sources or
AC-coupling capacitors.
Turning back to FIG. 1 (and applicable to the discussion
of FIGS. 3-4 as discussed below), and based upon the
discussion respective FIGS. 2A-2E above, the operational
amplifier 100 can be implemented as, but not limited to,
fully differential (ie., having differential signal paths
throughout), fully single-ended (1.e., having single-ended
signal paths throughout), or partially-differential and par-
tially-single-ended(i.e., having both differential and single-
ended paths variously throughout). The amplification tran-
sistor configurations of FIGS. 2A-2E, or modifications
thereof, can be used to implement any such differential or
single-ended embodiments of the operational amplifier 100
(or amplifiers 101a-103a). That is, according to some
embodiments, the amplification transistor configurations of
FIGS. 2A-2E can be modified to form corresponding single
or single-ended amplification transistor configurations by
including only the left or right circuit branch in any of the
depicted embodiments. In some embodiments, single-ended
configurations can also be implemented by connecting one
input terminal of the configurations in FIGS. 2A-2E to a
US 9,577,593 B2
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fixed voltage, and the output taken from a single one of the
output terminals, with or without the other output terminal
having its signal referred to such an output terminal. Addi-
tionally, in some embodiments,in partially-differential, par-
tially-single-ended embodiments, depending on whether the
input or the output is single-ended or differential, one input
can be connected to a fixed voltage, and the output can be
taken from both output terminals, or both inputs can be used
and the output taken from a single one of the output
terminals (with or without the other output terminal having
its signal referred to the utilized output terminal).
As discussed above, and in more detail below, the ampli-
fiers of the plurality of amplification stages 101-103 of the
multi-stage FFC op-amp 100 can include, in addition to at
least one amplification transistor or amplification transistor
pair, further circuitry such as, but not limited to, Continuous-
Time Common-Mode Feedback Circuitry (CMFB), com-
mon-modecircuitry configured to control DC voltage levels
at various amplifier circuit nodes, load transistor configura-
tions, current source transistor configurations, and other
circuit elements. Also, the amplification transistor configu-
rations of FIGS. 2A-2E can be used to implement amplifiers
that voltage-to-voltage, current-to-current, voltage-to-cur-
rent, or current-to-voltage amplifiers.
Based on the abovediscussion, FIG. 3 illustrates a sche-
matic view of a 3-stage feed-forward op-amp according to
an embodiment of the present disclosure. As illustrated in
FIG.3, the main path is composed of 3 stages in series: gm1,
gm2 and gm3. It should be understood that embodiments
may exist where the feed-forward op-amp may comprise
more or less stages, and in line with such embodiments,
fewer or greater numberof stages may be included in such
design within the scope of the present disclosure. The
feed-forward path 300 is composed of gm, and gm,. Again
it should be understood that embodiments can exist where
there may be additional components making up the feed-
forward path 300; for example: gm, (not shown)—asunder-
stood by those of skill in the art. The feed-forward path 300
is used to create a faster path in order to compensate the
phase degradation.
According to some embodiments, the signals and termi-
nals of the op-ampstages illustrated in FIG.3 are illustrated
as single ended; however, it should not be construed as
limiting, as embodiments exist where such signals and
terminals can be differential or partially single-ended and
partially differential, or some combination thereof, accord-
ing to particular realizations.
According to some embodiments, for concrete realization,
an implicit feed-forward compensation (FFC) scheme can be
employed as shownin this FIG.4. Asillustrated in FIG. 4,
the op-amp 400 is comprised of 3 stages: the first stage 410,
second stage 412 andthe third stage 414. (Note, stages 410,
412 and 414 can involve the discussion above from FIG. 1
respective stages 101-103). According to some embodi-
ments, the first stage 410 drives the second stage 412, which
in turn drives the third stage 414. However, embodiments
exist where the first stage 410 can drive the third stage 414.
It should be understood that the input can be driven in any
order within op-amp 400. Stages 410, 412, and 414 are
connected in series and parallel. In some embodiments, the
disclosed op-amp 400 utilizes existing circuitry structure by
coupling input from, for example, the first stage 410 not to
the immediate second stage 412, but to the third stage
414—+the output stage. Here, stages 410 and 414 pull in
parallel, while stage 410, 412 and 414 are driven in a row
(e.g., series). Thus an all feed-forward amplifier 400 is
created that has a stabilized frequency response.
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As understood by those of skill in the art, certain transis-
tors, as discussed herein, may be coupled via resistors R. A
resistor may be any electronic component that produces a
voltage across its terminals thatis proportionalto the electric
current passing through it in accordance with Ohm’s law.In
operation of op-amp 400, as depicted in FIG. 4 and under-
stood by those of skill in the art, some resistors R may
convert a voltage output by one transistor to a current to be
input to another transistor. In addition, some resistors may
be used to sense the common-mode output voltage and
stabilize the common-mode signals of op-amp 400 or of a
stage 410, 412, or 414 of the op-amp 400.
The op-amp 400 further includes an N-side main path 402
(having split pair 402,,, and 402,, in 1° stage 410, having
split pair 402, and 402,. in 2”% stage 412, and split pair
402,,, and 402,, in 3” stage 414), p-side FFC path 404
(having P-side 404, in 2”” stage 412 and P-side 404, in 3”
stage 414), an auxiliary FFC path 405 (havingsplit pair 405,
and 405, in 2” stage 412), a biasing and active load 406
(having bias and active load 406, and bias and active load
4060, and CMFB 408 (having CMFB 408, in 1°stage 410,
CMEB 408, in 2”” stage 412, and CMFB 408, in 3” stage
414). As illustrated in FIG. 4, each stage of the op-amp 400
involves components of main path 402 (split pair 402,,, and
402,, in 1” stage 410,split pair 402,, and 402,in 2” stage
412, andsplit pair 402,,, and 402,, in 3”” stage 414),biasing
and active load 406 (bias and active load 406, and bias and
active load 406,, and CMFB 408 (CMFB 408, in 1°’ stage
410, CMFB 408, in 2” stage 412, and CMFB 408, in 3”
stage 414). Stages 412 and 414 further include components
of p-side FFC path 404 (P-side 404, in 2”% stage 412 and
P-side 404, in 3” stage 414) and auxiliary FFC path 405
(split pair 405, and 405, in 2”% stage 412), as discussed
herein. More specifically, the main FFC path 404 is realized
by the P-side 404 of the CMOS-input structure of the 2”7
stage 412 and 3” stage 414 of the op-amp 400 (utilizing
P-side 404, in 2”” stage 412 and P-side 404, in 3” stage 414,
respectively), while the main signal path is routed through
the N-side main path 402 (utilizing split pair 402,, and
402,, in 1°’ stage 410, having split pair 402,, and 402,in
24 stage 412, andsplit pair 402,, and 402,,, in 3”” stage 414,
respectively in the stages). As a result, the FFC does not add
any extra capacitance and the poweroverhead is zero due to
the current reuse. To fine-tune the relative strengths of the
main signal path and the feed-forward path, the second stage
NMOSinputpair is split into two pairs, one (split pair 402,
and 402,,.) is used to route the main path 402 while the other
(split pair 405, and 405, in 2” stage 412) is used for
auxiliary FFC path 405. Each part is marked accordingly in
FIG. 4.
Furthermore, based on the above discussion of FIGS. 3
and 4, each embodiment discussed herein involves an
implicit FCC op-amp with split pairs. FIG. 4 depicts a
connection,in series and parallel, of op-amps implementing
an implicit feed-forward technique with split pairs to
achieve high gain and adequate phase margin simultane-
ously while drawing small current. Thus, FIG. 4 depicts,
according to some embodiments, a wide-band op-amp that
can be used in highly linear applications operating at inter-
mediate frequency (IF), such as, but not limited to, signal
buffers for high-performance data converters or radio-fre-
quency (RF) modulators and demodulators, continuous-time
(CT)filters or sigma-delta data converters (e.g., delta sigma
modulation for encoding analog signals to digital signals).
According to some embodiments, the FFC op-amp 400
can be usedin IF active filter for wireless infrastructures. As
discussed herein, the op-amp significantly decreases the
US 9,577,593 B2
9
power consumption of IF active-RC filters or sigma-delta
modulators. The op-amp 400 also decreases the manufac-
turing costs of IF active-RC filters or sigma-delta modula-
tors. As illustrated in FIG. 4, in accordance with some
embodiments, the FCC op-amp 400 can realize a gain over
50 dB at DC and over 40 dB at 400 MHZ while drawing 2.8
mA at 1.5V in a 40 nm CMOSprocess. The disclosed
op-ampis unconditionally stable with a minimum phase lead
larger than 42 degrees under different process corners in that
40 nm CMOSprocess. Higher bandwidth and gain can be
achieved by the disclosed op-amp by increasing the supply
voltage without degrading the circuit reliability.
The wideband three-stage FFC op-amp 400 illustrated in
FIG. 4 can also be employed in this design to further
improve Transfer Function (TF) accuracy (of an active-RC
filter) as well as the linearity. The current-reusing implicit
FFC scheme is shown in FIG. 4, in which the P-sides (of
p-side FFC path 404) of the CMOS-input structures of the
2" stage 412 (P-side 404,) and 3” stage 414 (P-side 404,)
realize the feed-forward paths, while the cascaded gain path
is routed through the N-side main path 402. The N-side 402
input of the 2”” stage 412 is further split into two parts (as
per FIG.4, the first part is split pair 402,, and 402,,, and the
second part is split pair 405, and 405,) to fine-tune the
relative strength between the main and the feed-forward
paths, which improvesthe stability of the structure without
adding an additional parasitic. As illustrated in chart 502 of
FIG. 5, 1.5V supply is used to boost the linearity of the
op-amp by implementing the tail current sources and active
loads (bias and active loads 406, and 406, in FIG. 4) using
2.5V I/O transistors.
Thus, the present disclosure, according to some embodi-
ments, involves an implicit FFC technique with split pairs
that is applied with op-amps to achieve high gain and
adequate phase margin simultaneously while drawing small
current. As discussed above in addition to varying advan-
tages and embodiments, the present disclosure is applicable
for realization of monolithic active filters for wireless trans-
ceivers, such as base stations and point-to-pointradio links,
among other devices, configurations and environments.
For the purposesofthis disclosure a module is a software,
hardware, or firmware (or combinations thereof) system,
processor functionality, or componentthereof, that performs
or facilitates the processes, features, and/or functions
described herein (with or without human interaction or
augmentation).
Those skilled in the art will recognize that the systems of
the present disclosure may be implemented in many man-
ners and as such are not to be limited by the foregoing
exemplary embodiments and examples. In other words,
functional elements being performed by single or multiple
components, in various combinations of hardware andsoft-
ware or firmware, and individual functions, may be distrib-
uted among software applicationsat either the client level or
server level or both. In this regard, any number of the
features of the different embodiments described herein may
be combined into single or multiple embodiments, and
alternate embodiments having fewer than, or more than,all
of the features described herein are possible.
Functionality may also be, in whole or in part, distributed
among multiple components, in manners now known or to
become known. Thus, myriad software/hardware/firmware
combinations are possible in achieving the functions, fea-
tures, interfaces and preferences described herein. More-
over, the scope of the present disclosure covers convention-
ally known mannersfor carrying out the described features
and functions andinterfaces, as well as those variations and
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modifications that may be madeto the hardware or software
or firmware components described herein as would be
understood by those skilled in the art now and hereafter.
Furthermore, the embodiments presented and described in
this disclosure are provided by way of example in order to
provide a more complete understanding of the technology.
The disclosure is not limited to the operations any logical
flow or presentation presented herein. Alternative embodi-
ments are contemplated in which the order of the various
operations is altered and in which sub-operations described
as being part of a larger operation are performed indepen-
dently.
While various embodiments have been described for
purposesofthis disclosure, such embodiments should not be
deemed to limit the teaching of this disclosure to those
embodiments. Various changes and modifications may be
made to the elements and operations described above to
obtain a result that remains within the scope of the systems
and processes described in this disclosure.
Whatis claimedis:
1. An implicit feed-forward compensated (FFC) opera-
tional amplifier comprising:
(a) a first stage comprising a first amplifier, said first
amplifier connected to a bias and active load and
comprising a first Common Mode Feedback Circuitry
(CMFB), said first stage comprising an NMOSinput
transistor for an input and output;
(b) a second stage comprising a second amplifier, said
second amplifier connected to said bias and active load
and comprising a second CMFB, said second stage
comprising a NMOSsplit pair and PMOSinput tran-
sistor for an input and output, wherein
(1) the NMOSsplit pair comprises a first split pair and
a secondsplit pair,
(11) the first split pair is utilized to route a main path,
and
(111) the second split pair is utilized to route an FFC
path; and
(c) a third stage comprising a third amplifier, said third
amplifier connected to said bias and active load and
comprising a third CMFB,said third stage comprising
a parallel NMOS and PMOSinput transistors for an
input and output, wherein
(i) said first stage, second stage and third stage are
connected.
2. The implicit FFC operational amplifier of claim 1,
wherein said first stage is the input stage and the third stage
is the output stage.
3. The implicit FFC operational amplifier of claim 1,
wherein the first stage and the third stage pull in parallel,
while the first, second and third stage are driven in series,
wherein the main path comprises driving the three stages in
series through the NMOSof each stage, and wherein the
FFC path is realized through the PMOSofthe second stage
and the third stage.
4. The implicit FFC operational amplifier of claim 1,
wherein said main path is a cascaded path through the N-side
of each stage.
5. The implicit FFC operational amplifier of claim 1,
wherein each stage comprises a plurality of amplifiers.
6. An operational amplifier comprising:
(a) a plurality of amplifiers corresponding to a CMOS
input structure, said plurality of amplifiers connected
with each other to form a plurality of stages comprising
a plurality of distinct amplification paths, wherein at
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least one stage comprises a main path and at least one
stage comprises a feed-forward compensation (FFC)
scheme,
(b) said main path comprising at least three ofthe plurality
stages in series, wherein the main path is realized
through the N-side of the CMOSinputstructure of each
stage in the main path; and
(c) the FFC scheme comprising at least two of the
plurality of stages in parallel, wherein
(1) the P-side ofthe CMOSinput structure ofsaid stages
realize a FFC path and,
(11) part of the N-side of the CMOSinput structure of
at least one of said stages is utilized to route the FFC
path.
7. The operational amplifier of claim 6, wherein the main
path is comprised of three stages, wherein said three stages
are in series.
8. An operational amplifier comprising
(a) a plurality of amplifiers corresponding to a CMOS
input structure, said plurality of amplifiers connected
with each other to form a plurality of stages comprising
a plurality of distinct amplification paths, wherein at
least one stage comprises a main path and at least one
stage comprises a feed-forward compensation (FFC)
scheme,
(b) said main path comprising at least three ofthe plurality
stages in series, wherein the main path is realized
through the N-side of the CMOSinputstructure of each
stage in the main path;
(c) the FFC scheme comprising at least two of the
plurality of stages in parallel, wherein the P-side of the
CMOSinputstructure of said stages realize a FFC path;
and
(d) wherein the plurality of amplifiers are connected to
form three stages comprisingfirst stage, a second stage
and a third stage, wherein said first stage is the input
stage and the third stage is the output stage.
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9. The operational amplifier of claim 8, wherein a con-
figuration of the operational amplifier comprising the first
stage and the third stage pull in parallel, while the first,
second and third stage are driven in series.
10. The operational amplifier of claim 9, wherein said
configuration results in stabilized frequency response.
11. The operational amplifier of claim 8, whereinthefirst
stage, second stage and third stage are connectedin series,
and said second and third stages are also connected in
parallel.
12. The operational amplifier of claim 8, wherein the
second stage NMOSinput pair comprises twosplit pairs,
whereina first pair is utilized to route the main path and the
second pair is utilized to route the FFC path.
13. The operational amplifier of claim 12, wherein said
main path is a cascaded path though the N-side ofeach stage.
14. The operational amplifier of claim 12, wherein said
split pairs fine tunes the relative strength between the main
path and the FFCpath, said fine-tuning comprising improv-
ing stability of the CMOSinputstructure of said operational
amplifier without adding additional parasitics.
15. The operational amplifier of claim 8, wherein the main
FFC scheme is realized through the P-side of the second
stage and the third stage and the FFC path is realized through
one split path of the second stage.
16. The operational amplifier of claim 6, further compris-
ing:
Common Mode Feedback Circuitry (CMFB), wherein
each stages comprises CMFB,and wherein each ofsaid
CMEBis a continuous time circuit; and
a biasing andactive load, wherein each stage is connected
to said loads from rail-to-rail.
17. The operational amplifier of claim 6, wherein said
FFC scheme improves Transfer Function accuracy andlin-
earity.
